- Upcoming
TL-Verilog to Create a RISC-V CPU Core
About This Event
Join Redwood EDA's founder, Steve Hoover, for hands-on experience with RISC-V, TL-Verilog, and the Makerchip IDE. In hands-on session you'll code core components of a RISC-V subset CPU and see it executing a test program--fetching instructions, decoding them, reading values from registers, etc.You'll learn digital logic essentials and basic CPU microarchitecture through the lens of the Makerchip IDE.
Speaker: Steve Hoover, Founder of Redwood EDA Shrewsbury, Massachusetts, United States
Note: Participants must bring their own laptop for hands-on activity
Events
PhD Edits 2024
6th IEEE PhD Colloquium on Emerging Domain Innovation & Technology for Society
International Conference on Data, Computation, and Communication
Organized by the School of Computing Science Engineering and Artificial Intelligence
TL-Verilog to Create a RISC-V CPU Core
Ft. Steve Hoover, Redwood EDA
ICDDS 2024
3rd International Conference on Data, Decision & Systems
Rethinking Global Politics
A Non-Western Discourse